


FIG. 1A







FIG 6. 13

130

50



High 3




FIG. 3

FIG. 4

FIG. 5A




FIG. 5E




FIG. 6A




FIG. 6B

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
1	0	0	PS	S*	SX	SY	V/S	SA	DA	Sub-op	1	Pred	PL	Sx1	Sy1	Rnd	S*	S*	S*	0	SA	DA	abs	0	0																		
da = +/- sx * sy										Nop	0	0	0																														
da = +/- (sx * sy) + sa										Add	0	0	1																														
da = +/- (sx * sa) + sy										Add	0	1	0																														
da = +/- (sx * sy) - sa										Sub	0	1	1																														
da = +/- (sx * sa) - sy										Sub	1	0	0																														
da = min(+/- sx * sy, sa)										Min	1	0	1																														
da = min(+/- sx * sa, sy)										Min	1	1	0																														
da = max(+/- sx * sy, sa)										Max	1	1	1																														

FIG. 6C

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
1	0	0	PS	S*	SX	SY	V/S	SA	DA	0	1	0	Add																																	

da = +/- (mx * sa) + my
da = +/- (mx * sa) - my
da = min(+/- mx * sa, my)

FIG. 6E

20-bit ISA	39	19
20-bit parallel	0	0
20-bit serial	0	1
40-bit extended	1	0
20-bit serial	1	1

Control || Control
Control # Control
DSP, extensions/Shed
DSP # DSP

OSPF Instructions

39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20

Central and peripheral Extensions

19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Type-mismatch		Type-mismatch		Type-mismatch		Type-mismatch		Type-mismatch		Type-mismatch	
da = ex(x, ba) ? = ex, lr = sy, ca = c	exit(ba)	0	Sx	Sy	x	x	x	1	1	0	exit
exit(ba)	1	Sx	Sy	x	x	x	1	1	1	1	Permut
~mutate	1	Sx	Sy	x	x	x	1	1	1	1	
mutate	1	Sx	Sy	x	x	x	1	1	1	1	

. . . deserved

Type of permutations extensions

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	Pred	PL	x		Type: SX		Type: SY		0	SA	DA	x	0	1					
0	Pred	PL	px		Permute: SX		Permute: SY		0	SA	DA	px	1	0					
0	Pred	I/R	px		Offset: SX		Offset: SY		0	SA	DA	pr	1	0					

Shadow DSP

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	Op	Pl	Op	erq		erq		erq		erq		erq		1	SADA		Sub-op		

Control Instructions

add,sub	L	Pred	0	0	RX	RY	RZ	rl, 0
max,min	L	Pred	0	0	RX	RY	RZ	X/N 1
Shift	L	Pred	0	0	RX	Ui4	RZ	Ui1/RU
Logic	L	Pred	0	1	RX	RY	RZ	6, 1, &1
Mux	L	Pred	0	1	RX	RY	RZ	Pd, 0
mov	L	Pred	0	1	RX	D2	RX Dz1	0, 0, 0, 1
addi	L	Pred	0	1	Si4	D2	x	x, 1, 0, 0, 1
mov erg	L	Pred	0	1	RX	unit	req	dd, 1, 0, 1
Call	L	Pred	0	1	RX	DZ1	DZ2	1, 1
Loop	L	Pred	1	0	Ui4:POS	RZ	RZ Ui4	0
Jmp	L	Pred	1	0	Ui4:POS	RZ	RZ Ui2	0, 0, 1
Calli	L	Pred	1	0	Si10	RZ	RZ Ui1 Ui1	1, 1
Loopi	L	Pred	1	0	Ui5:Label	Ui5:Label	RZ	1, 1
Test	L	Pred	1	1	RX	x	x	0, Pred, 0, 0
Testb	L	Pred	1	1	RX	x	x	0, Pred, 0, 0
And, orp	L	Pred	1	0	RX	x	x	0, Pred, 1, 0
Load	L	Pred	1	1	MIX	RZ	RZ Ui2:Label	1, 1
Store	L	Pred	1	1	MIX	RX	RZ Ui5:Label	1, 1
stLoc	L	Pred	1	1	MIX	RZ	RZ Ui2:Label	1, 1
eStore	L	Pred	1	1	MZ	RX	RZ Ui1	0, 0, 1
Extended	L	Pred	1	1	Pb	Pc	PZ	B, 0, 1
Logic2	L	Pred	1	1	RX	PZ	PZ Gl	1, 1
mov erg	L	Pred	1	1	unit	req	RZ	rd, Sh, 0, 1, 1
Ctrl	L	Pred	1	1	RX	RZ	sim	0, 0, 1, 1, 1
Parity	L	Pred	1	1	RX	PZ	OE	0, 1, 0, 1, 1
Sim	L	Pred	1	1	MZ	RX	0, 0, 1, 1, 1	
Abs	L	Pred	1	1	RX	RZ	0, 1, 1, 1, 1	
Neg	L	Pred	1	1	RX	RZ	0, 1, 1, 1, 1	
step	L	Pred	1	1	RX	RZ	1, 0, 1, 1, 1	
1.6 Sel	L	Pred	1	1	RX	PZ	0	1, 1, 1, 1, 1
Return	L	Pred	1	1	Pred	1-cit	0	1, 1, 1, 1, 1
Zero-ac	L	Pred	1	1	ec#	1	1, 0, 1, 1, 1	
eSync	L	Pred	1	1	RZ	0	1, 1, 1, 1, 1	
Swi	L	Pred	1	1	Ui3	0	1, 1, 1, 1, 1	
Nop	L	Pred	1	1	Ui3	1	1, 1, 1, 1, 1	

FIG. 6 G

ARITH:

EX T:

LOGIC:

18000

Group	Pred	opcode	SX												SY												DYZ												SubOp											
			39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								

Group	Price	Barcode
39	36	
39	37	
36	35	
34	33	
33	32	
31	30	
29	28	
28	27	
27	26	
26	25	
25	24	
24	23	
23	22	
22	20	
20	19	
19	17	
17	15	
15	13	
13	11	
11	9	
9	7	
7	5	
5	3	
3	1	
1	0	

Mac;

FIG. 6 H

FIG. 6 \overline{I}

7-bit specifier: Parallel Store, Parallel Load in DSP Instructions

Digitized by srujanika@gmail.com

卷之三

vector: RISC Instructions

1466

1

SPR:
opr-type
areg-type
Alu-cd
p19-cd
ob-cd
loop-cd
pcr
alatua

A0 (use ηp_0 , SMD)
 A1
 T
 TR
 A00 (unit 0)
 A10
 T0
 TR0
 8X1
 SX1
 SX2
 SX3

A 10x10 grid of 100 small squares, each containing a small circle. The grid is composed of black lines on a white background.




Fig. 7




FIG. 8
(PRIOR ART)




FIG. 9
(PRIOR ART)




Fig. 10

System Overview




Fig 5. 11A




FIG. 11B

Exemplary Filter
Coefficients for Goertzel
Filter

frequency	$\cos(2\pi f t/s)$	frequency index
350	31536	0
400	31163	1
425	30958	2
440	30829	3
480	30465	4
540	29863	5
600	29195	6
620	28958	7
660	28462	8
697	27978	9
700	27938	10
770	26955	11
780	26808	12
852	25700	13
900	24916	14
941	24218	15
1020	22802	16
1100	21280	17
1140	20487	18
1209	19072	19
1300	17120	20
1336	16324	21
1380	15332	22
1477	13084	23
1500	12539	24
1620	9634	25
1633	9314	26
1700	7649	27
1740	6644	28
1860	3595	29
1980	514	30
2040	-1029	31
2100	-2570	32
2280	-7147	33
2400	-10125	34
2600	-14875	35
3825	-32457	36

FIG. 1C

Exemplary Call Progress Tones

Frequency1	Frequency2	Call Progress Tone
350	440	ANSI T1.401 dial tone
425	0	Q.35 Dial Tone
440	480	ANSI T1.401 audible ringing
480	620	ANSI T1.401line busy tone
480	620	ANSI T1.401Reorder
400	0	Audible ringing
440	0	Dial Tone
440	0	ANSI T1.401Fast Busy Tone
440	0	Busy Tone

FIG. 1D




FIG. 11E




FIG. 11F

Method to detect
Phase Reversals.





FIG. 116

Method for Fax V.21 Detection





FIG. 114






FIG. 13





Fig. 6.14

210



213




Fig. 15

210








FIG 16




Fig. 18

Time (arbitrary units)

